A Programmable Fully-Integrated GPS receiver in 0.18µm CMOS with Test Circuits
نویسندگان
چکیده
A 0.18μm single chip GPS receiver with 19.5 mA power consumption is implemented in 6.5 mm. A serial input digital control with additional testing structure not adding more than 4% to the Si area are used to the actual RF circuits in case of problems minimizing the number of Si runs. Index Terms — Testability, Test Structure, CMOS Radio, Global Positioning System (GPS), Receiver.
منابع مشابه
A fully-integrated 12.5-Gb/s 850-nm CMOS optical receiver based on a spatially-modulated avalanche photodetector.
We present a fully integrated 12.5-Gb/s optical receiver fabricated with standard 0.13-µm complementary metal-oxide-semiconductor (CMOS) technology for 850-nm optical interconnect applications. Our integrated optical receiver includes a newly proposed CMOS-compatible spatially-modulated avalanche photodetector, which provides larger photodetection bandwidth than previously reported CMOS-compati...
متن کاملHigh-Accurate Low-Voltage Analog CMOS Current Divider Modify by Neural Network and TLBO Algorithm
A high accurate and low-voltage analog CMOS current divider which operates with a single power supply voltage is designed in 0.18µm CMOS standard technology. The proposed divider uses a differential amplifier and transistor in triode region in order to perform the division. The proposed divider is modeled with neural network while TLBO algorithm is used to optimize it. The proposed optimiza...
متن کاملHigh-Accurate Low-Voltage Analog CMOS Current Divider Modify by Neural Network and TLBO Algorithm
A high accurate and low-voltage analog CMOS current divider which operates with a single power supply voltage is designed in 0.18µm CMOS standard technology. The proposed divider uses a differential amplifier and transistor in triode region in order to perform the division. The proposed divider is modeled with neural network while TLBO algorithm is used to optimize it. The proposed optimiza...
متن کاملA 5.8nW, 45ppm/°C on-chip CMOS wake-up timer using a constant charge subtraction scheme
This work presents an ultra-low power oscillator designed for wake-up timers in compact wireless sensors. A constant charge subtraction scheme removes continuous comparator delay from the oscillation period, which is the source of temperature dependence in conventional RC relaxation oscillators. This relaxes comparator design constraints, enabling low power operation. In 0.18µm CMOS, the oscill...
متن کاملCMOS Front-End Circuits of Dual-Band GPS Receiver
A RF front-end chip for a dual-band Global Positioning System (GPS) receiver for L1 and L2 bands is designed using 0.25 μm CMOS technology. All function blocks of the GPS front-end are integrated onto one chip. The low noise amplifier has input matching over a wide frequency range to handle the L1 and L2 bands. This receiver uses a dualband image-reject mixer with the quadrature mixer sharing a...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2007